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A tree-structured multiprocessing system design is
proposed in which process communication is the primary link
between processors. A hardware cluster, called a Processing
Module, is proposed as the basic structural component.
These modules literally "plug together" tc form a system of
arbitrary size. Each module has its own memory and runs its
own hierarchically-structured operating system, the nucleus
of which inplements P. B. Hansen's communications primitives
along with process creation and removal. Workload
scheduling and process location are performed recursively in
the systec's tree structure. Multiprogramming is
implemented system-wide, allowing processes to migrate away
from overloaded modules. It is argued that the resulting
system would be truly general-purpose and is subject to no
limit on its size and conseguent computing power.
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1 - I NJROD UCT^O
N
A. FBCJICT EESCfilPTION
Ihis thesis project was undertaken to explore
whether a parallel processing system could somehow have as
its operating system nucleus a process or group of processes
which would act as a data bus for all other processes in the
system. Usually, communication mechanisms are centralized
in one processor, but, in order to assure naximai
independence of processors, it is desirable to somehow
decentralize the bus function, as well* The problem is as
follows: given that a general-purpose multiprocessing
system can be governed by an operating system -which is
structured as a hierarchy of processes, is it theoretically
feasible to implement the communication of processes at the
very lowest level of that system and continue to maintain
decentralization of control?
2. Extension of Unir2£2c^§siii_g Concepts
From the outset, certain concepts appeared central
to the rational design of operating systems, but it was not
clear that their application to a structure having process
communication as its core would prove fruitful* Huch of
what has appeared in the literature about the theory of
process interaction and synchronization was written in the
context of multiprogrammed single-processor operating
systems. The extension of these ideas to multiprocessing
poses fundamental design problems which do not occur when
the objective is to keep a single processor busy and
productive. For the simplest case of two processors,
various ad hoc schemes can be devised to join them as a
system with a shared memory. The problem immediately
confronts the designer: which processor is to run the
operating system? Or is there some graceful way to have
them share this burden? Even if this complex problem is
sat isiactcrly solved, it is guite likely that the solution

will not be applicable to three processors, not to mention
thirty cr three hundred. The difficulties of designing a
multiple-processor operating system are partly those of
assignment. (Which processors are to do what and when?)
Other hurdles are memory access management and file
protection. Assumptions must be made, therefore, about the
physical arrangement of the system. For example, is memory
to be accessible directly from each processor, or, for that
matter, is a single memory the only alternative? A
preliminary discussion cf such design criteria is presented
under OBJECTIVES OF PROPOSED SYSTEM (page 9)
.
3- Scc^e of Studj?
There is a danger inherent in theorizing about
design. The desire to provide concrete descriptions in
order to justify a given proposal can lead research in
computer systems theory treacherously close to "chasing bits
around." One can specify the physical structure only at the
expense cf generality in the discussion. Effort has been-
made in this study to provide a description of what is
believed to be a feasible system, within the constraints of
current and forthcoming technology. Alternate ireans of
achieving the same effect exist in many sections of the
proposed system and are noted wherever possible.
B. DEFINITIONS
For the purposes of this paper, the terms
"multiprocessing" and "parallel processing" shall be used
interchangeably to refer to simultaneous computation on two
or more processors. The independent functioning of
peripheral I/O devices is specifically excluded from this
usage. This forcing of synonyms where some writers prefer a
distinction is to provide for readability in sections which
deal with both multiprocessing and multiprogramming.
The tern "process" shall be used without rigorous
definition. Since the concept of a computational process
varies widely, the following constraints will be applied now

and elaborated upon when necessary later in the
presentation:
(1) A process is distinct in that it has a name and may
communicate with ether processess, subject to system-wide
limitations.
(2) A process can be created or removed (destroyed) by
existing processes. (The distinction between the creation
of a process and the activation of an already-existing one
is that creation involves initialization of associated
memory space and assignment of a name.)
(3) A process "exists" as a named sequence of
software/hardware states in one processor or as a stored
record knewn to the system and recallable fcr computation of
its next state.
This third constraint on the definition of process is at
variance with recent literature on the subject [Ref. 11, p.
11] with respect to a process existing on one arid only one
processor, it is appealing to speak of some processes as
being "composed" of two or more other processes cr of a
process "proceeding" on more than one processor. This
extension, as it turns out, is not universally feasible or
desirable as a system design feature, even though such
abstractions may be valuable from an analytical pcint of
view.
C. AN ASSUMPTION
The primary assumption under which this study was
conducted concerns the rapidly-declining cost and
space/weight factors associated with Large-scale Integration
(LSI) circuitry. Whereas presently, massive efforts are
made in order to gain a few percentage points of utilization
out of a single CPU, it is assumed that in multiple-CPU
systems cf the future, some processors may stand idle for
well -more than naif of the time, if for no ether reason than
that the cost of redesigning software will be prohibitive
compared to simply adding more processors. Factors such as

reliability , versatility, maintainability and expandability
are expected to become the main concerns. Processors are
already being marketed [ Ref . 12] which, exclusive cf memory
and power supply, are confined to a single LSI "chip" and
cost less than $100. A computer system can be fabricated
which will fit inside an attache case, plug into a standard
wall outlet for power and attach to a standard "teletype"
keyboard for input-output. In this context, a system having
a relative multitude of processors may not be particularly
expensive or bulky by today's standards. In terms cf the
so-called "large systems" in use at this writing, the system
proposed in this study might appear preposterous. If the
foregoing assumption proves correct, the proposal will more
likely be a modest o.ne, indeed.
C. OBJECTIVES OF PROPOSED SYSTEM
1 • J ££2i?£ai2£it££ose. System
The system to be described in this paper is offered
as one approach to general-'purpose multiprocessing system
design. Recent systems, such as ILLIAC IV and STAR- 100,
implement parallel processing but are something less than
general-purpose. For example, ILLIAC IV dedicates 64
processing elements to the task of array processing under a
single ccntrol unit, an efficient arrangement for vector
manipulations of appropriate size but a limited one in the
sense that the processing elements cannot be assigned to
diverse processes si-muit aneously [Ref. 3, p. 76]. STAS-100
is a distributed system in which specialized computing
stations perform the various functional tasks demanded by a
user program. While more flexible than the ILLIAC IV, it
is not clear that the STAR system can easily perform grid
operations, wherein the calculation of one feint is
dependent on the values of orthogonally neighboring points
£Ref. 4 ]. The primary constraint en the present
undertaking, therefore, is that the design provide for
££Ii£~£|lrl>JJ2JL£.2se parallel processing, capable of enhanced

throughput fcr the broadest range of tasks possible.
2- lh§ h^E9.2zi.£2£iH§.^ £.L2hl&B
large commuting systems are justified primarily by a
relatively sirall number of large jobs which require the
system's entire computing power in order to run at all. The
introduction of multiprogramming in large uni-processor
systems does not alter this determinant. Improved
turnaround and enhanced utilization of the CPU are
advantages which accrue to the smaller job classes, but the
largest jobs appear more as "short circuits" to the
multiprogramraed operating system. As a result, growth in
these systems has been in the direction of larger amcurts of
on-line memory, particularly Kandom Access Memory (BAM) . A
more desirable solution to the "large- program" problem is to
find parallel seguences in the program itself and submit
these seguences to the muitiprogrammed operating system.
Beyond such alteration of the job itself, there seems little
else that can be done except to switch to multiple
processors. The pattern should be clear, though, that no
matter how capable a system imay be, someone will write a
program that will require more than that system can handle.
That is^ no matter how many processors are available to a
system at any given time, there exists, a priori, a program
that can bog it down for hours on end. Again,
multiprogramming of those several processors will not
provide an escape from the situation, even though it will
tend to optimize CPU utilizations for smaller jobs. From
the standpoint of design theory, systems must be devised
which treat processing power as a variable rather than as a
fixed coDseguence of the design itself. With proper design
development, the la ige- program problem can be reduced to an
economic constraint, avoiding the need to abandon one design
after another, simply to gain more and mere processing
power.
3- !iL2££§£ interaction
Although large programs dictate the gross processing
10

power of a system, they are not necessarily the only ones
which denand greater generality of design. Cn the contrary,
the manner in which only a few processes are required to
interact can also determine the sufficiency of a given
system. Theoretically, the sharing of resources in real time
is completely analogous to the time- multiplexed sharing
obtainable on a single processor. If, as pointed out
earlier, the several parallel processes are not independent,
an effect is encountered similar to "thrashing" in the
execution of a page-fault algorithm: the successive
blocking and restarting of each process in a large group of
dependent processes requires a significant amount of system
"overhead" as a necessary consequence of having only one
processor. Nor does the use of multiple processors
guarantee an improvement. The communication scheme which
accomodates such dependencies must be efficient itself, else
the operating system will continue to be the bottleneck.
4. Jistea fiierjircjvy
En w. Dijkstra, in his description of the "THE"
Multiprogramming System [Ref. 7, p. 79], argues for a
process hierarchy in which process communication is
dependent on two lower levels of "primitives," tasks
callable by higher-level processes (see Table I, page 12).
"Level one" contains the segment controller, enabling
problems cf memory management to be treated as being
invisible to the communications processes in "level two."
Beneath the segment controller, at level zero, the processor
allocation process runs, removing from all higher levels any
concern as to when (or where) they will run. In the context
of multiprogramming with a single processor, possibly even
with two or three processors, this last aspect of Dijkstra's
particular hierarchy is desirable. But, for a system with
many processors, there are advantages to allowing certain
higher-level processes to specify processor requirements
dynamically, as in the case of dependent-element array
processing. Hierarchical structuring of system processes
11

remains a powerful basis for design in any case, but the
rearrangenent of minimum-system processes, at least at the
lowest levels of that hierarchy, can simplify the design
transition tc parallel processing- The attempt made in this
study is to assign communication processes to level zero,
allowing all higher processes to communicate with each other
without any direct concern with how that communication is
accomplished. An expected benefit of this arrangement is
that system-wide scheduling can be more decentralized than
would otherwise be possible.





3 I/C Buffer Control
4 Independent-user Programs
5 Operator
5 » Ccm.iT uprcation Pr imitives
Given that the lowest level processes are restricted
to communications, (viz., internal comraunicatiors, not
system I/O) , the definition of communications primitives
must be considered,. P. B„ Hansen [3ef. 10/ p. 239} has
offered a grcup of four such primitives: Send Message; Bait
Answer; Send Answer; Bait. Message. These primitives are
executed by a group of processes (software and/or hardware)
which manage a pool of message buffers together with message
gueues for each process using the primitives. Once again,
the concept is one formulated for single-CPU,
multiprogrammed systems and reguires some manipulation
before it can be applied to a feasible multi-CPU system.
Hansen's four primitives are considered logically sufficient
12

for inter-process communication. One of the objectives cf
the proposed design X s to assure that they can be solidly
integrated with the multiprocessing environment.
13

II. DESCRIPTION OF PROPOSED SYSTEM
A. DESIGN PHILOSOPHY
1 • ggsign Methodology,
Ihere are two design methodologies which are
generally used in operating systems development. One
approach is that of supplying user-desired features by
defining the primitives available to user programs first,
thereafter defining lower and lower levels of primitives
within the operating system until the zero-level "nucleus"
is reached. The reverse of this "top down" procedure is the
"bottom up" approach, in which the lowest primitives are
defined first. Since the thesis guestion itself involves a
specific constraint on the lowest level cf primitives and
only general constraints on the highest, the latter
technigue was adopted in this study. Clearly, the two
methods are complementary , and neither may be employed
without regard for the otner.
2 . Jing Structures
One design goal deemed paramount from the beginning
of the project was the innovation of a multiprocessor
structure which has no optimal number of processors implicit
in the structure itself. Various abstract models were
considered, the first of which was a "ring" of processors.
Such a system could be implemented in at least two ways.
One technique is the "daisy chain." Each processor passes
messages along to its neighbor, under this arrangement, and
the receiving process (or its proxy, if it is currently
inactive) ends the chain in each case. The rate at which
messages move about in this system would be unnecessarily
slow, since each processor must pause from productive
computing for each message being passed through it. The
more processors in the daisy chain, the greater the number
of processors which must be "traversed" by an ever-greater
number of messages. Another, more efficient means of
implementing the rinjg structure is to provide each processor
14

a "smart" interface with a ring of fast shift registers.
Here, each interface can perform the task of address
recognition on behalf of its respective processor. The
feasibility of this approach has, in fact, been shown [ fief
.
8]. The ability of this system to withstand unrestricted
growth in the number of processors in the ring is not
unrestricted. As the circumference of the ring grows, the
increasing average distance between communicating pairs of
processors would slow the cooperation of processes and could
progressively interfere with overall system throughput.
3 . Dei t a Bus S tructures
Another type of system is one which requires a
physical data bus to tie the processors together and a "bus
process" to control the data flow. The speed of data
transfer in such a system could be quite rapid: on signal
from the bus process, a single processor is given control of
the bus to pass a message or block of data directly to
another processor or peripheral device or the bus process,
itself. Alternatively, a multiplexing system could be
imposed, dividing the physical bus into many time-slice
channels, assignable dynamically by the bus process.
Questions of reliability aside, the problem arises of ho*#
many processors could efficiently be serviced: the capacity
of the data channels is oounded by the bandwidth of the bus
itself [fief. 1, p. 131]. Multiple bus lines are a means of
expanding the bandwidth of a physical data bus, but this
escape is in the direction of extreme complexity of
hardware, if the bus is still to work as a coherent unity.
Given that a system has K processors, the successive
extensions of that system to one having K+1 processors, all
sharing a common set of physical buses, will eventually
require hardware modification or replacement of the original
processors. In any case, the sophistication of the software
and/or hardware necessary to implement a bus for over one
hundred active processors would be impressive indeed. In
order to extend such a bus structure indefinitely, some
15

means of decentralizing the bus workload would have to be
round.. further study of the bus model was abandoned, since
the need for bus control and the need for workload
distribution were seen as competing goals.
3" XL^e Structures
Attention was shifted to a "tree-structured" system*
The immediate prospect of recursion in this design model
prompted a closer look at modularity and compone-nt
standardization as system goals. The result expressed in
this proposal is a system based on a single hardware
cluster, called a Processing Module (PM), to which may be
appended certain accessories, such as bulk memories cr user
interfaces, without need for modification of the hardware or
the software. Ihese PI^s are plug-connectable with each
other in such a manner as to automatically extend the system
in the fcrm cf a graph-theoretic tree.
In a tree-structured system, control functions can
be processed recursively: each node is under the control of
one higher node and in turn is the sole ccntrcl for zero or
more other nodes (up to a fixed liurit) . Thus, the root node
of the whole system need only be aware of which branch under
its control is responsible for a given process. That rranch
is a subtree whose root node knows which branch under its
control holds the process in question. Ultimately, since
the system is finite and contains no loops, a node is found
which has no branches. This node must, therefore, be the
location of the process. No higher node in the structure
need be aware of this exact assignment, a fact which allows
considerable economy in table space and lockup time at any
given node. By extending these location tables at each Tiode'
to include the priority of the process and by assigning the
lowest priority to the null process (ie. , the processor is
free) , the task of processor allocation is manageable on a
recursive basis, as well.
The following section deals primarily with the
hardware requirements of such a tree system, starting with
16

the Processing Module. Once the "machine" has been
described, various aspects of an operating system are
discussed under the heading of SOFTWARE STRUCTURE. Finally,
a description titled SYSTEM OPERATION covers the behavior
of hardware and software acting together.
Hereafter the proposed system will, for convenience,
be refered to as TREE.
B. TBEE HiSREKARE STRUCTURE
1 • Processing Mgdule D e s icj
n
a. Central Processing Unit
The Central Processing Unit (CPU) is envisioned
as a processor of arbitrary computing power. The word
length and the capabilities of the instruction set are
parameters which have no direct bearing on the feasibility
of the system. Within limits, the power of the CPU could
differ from one PM to another, or, more practically, from
one branch to another. As long as the internal workings of
each CPU are invisible to the remainder of the system,
standardization of the CPU's themselves is not necessary*
Strict adherence to the message/interrupt formats, which
define the bounds between processors, guarantees this
isolation. Variability in the computing power of the CPU
offers the prospect of technical improvements without loss
of compatibility with earlier TREE systems.
Figure 1 shows the CPU section of the FM in
relation to other components. The apparent multitude of
connections with the CPU are actually of cniy two types:
interrupt lines and message/control lines. Interrupt lines
arrive at the CPU from three sources. One is from the
higher (controlling) PM; another is from the Memory Channel
(page-fault signals) i the tnird is from the (optional) bulk
storage device. An internal clock can also generate
interrupts. Interrupt lines also depart the CPU to as many
subordinate PM's as the CPU design will allow. Fcr the
outbound interrupts, provision of externally-accessible
17






























































flip-flcps, one for each possible subordinate EM is
necessary. These in turn are an addressable array to the
CPU's lccic and instruction set. Inbound interrupts are
18

subject to a priority scheme handled in the CPU hardware.
Message/control lines are tied to similar
flip-flop arrays called the CPU software either in response
to interrupts or in the normal course of process
communication and memory access. They are all addressable
internally as an extension of the CPU's memory space.
b. Memory Channel
The Memory Channel (EC) is a hardware processor
which performs two distinct functions. In cne role it maps
relocatable addresses sent by the CPU into run-time
addresses useable by the PM ' s memory. A vector of
registers into whjich the hardware indexes is one means of
providing the swift translations needed. The registers can
be altered in response to control information sent by the
CPU (when the segment control process is active) . When an
address maps to a page not held in memory, MC hardware
generates an interupt to the CPU (causing the segment
control process to .become active again) .
The other activity of the MC is as a switching
network for block data transfers. Block transfer lines are
provided in and out of the MC comparable to the interrupt
and message/control connections of the CPU. Also, each
independent memory block is accessible by this network as
is the bulk memory, if present. Under periodic control
from the CPU, the MC establishes access routes between the
superior PM and any one of the memory blocks, between the
superior PM and any of the subordinate PM's, or between the
bulk memory and a subordinate PM. The MC only enables the
connection directed ny the CPU. The assumption is made
that the result of any series of such connections within
the total system is to allow block transfer between a bulk
memory device and a memory block elsewhere in the system.
c. Memory (ROM and BAM)
The memory provided in the PM is broken down
into independently-accessible blocks. The size of these
blocks is arbitrary, the major constraint being that all
19

blocks in the system be of equal size. Some cf these
blocks are Read-only Memory (30K) . These blocks provide
for immediate start-up of the system by storing permanent
copies of the minimum-system software. The remainder of
memory is Random-Access Memory (RAM) - The particular
technology used to implement RAM is not important in this
context. Various features could be designed intc these
blocks which, while not being necessary to the system, j;er
se, would increase its power overall. For example, it
would be valuable to be able to cause any of the memory
blocks to input or output its entire contents at high speed
and in wcrd-seguential order via its block transfer line.
This ieature would allow rapid memory-to-memory transfers
without need for mediating processors. Another desirable
feature would be a block-level file protection system
wherein access criteria are defined by the owner process in
part of the block's memory space. all processes not
permitted access by the owner-defined code are locked out
no matter where that block is loaded in the system. 3y
extension, the access code could dq used to encrypt the
entire contents of the block as it is being transferred out
to bulk storage or to another memory. Generation and
reduction of CRC parity-check codes are similar
possibilities in this transfer process [Ref. 14, p. 16J.
2-1 M^cdiile Interfacing
a. Data Lines and Channels
Figure 2 (page 2f) shows a possible
configuration of the TREE System. In the figure, the
Central Bus, the Proc (Processing) Nodes and the Bus Nodes
are all EM's, each operating according to its relative
position in the structure.
The physical connections required between FM's
in close juxtaposition can be achieved by printed circuitry
or by ilexirle wire sets. The low Transistor-to-Transistor
20

Figure 2. k IEEE Configuration
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Logic levels (TTL) used internally are completely sufficient
for short- distance inter-PM communications. The connection
of any tranch of the system (whether a single PM or a
substantial sub- structure of PM's) to its controlling
superior EM can be extended to any distance desired through
use of MODEM'S and a data channel. Since computation
proceeds asynchronously in the various PM's arid the
message/control and interupt structure are designed to allow
for this independence, the data channel has Einiroal
constraints placed on it-
b. Euik Storage Interface
Bulk "blpck-oriented" storage (BORAM) can be
connected to the PM on an optional basis. The operating
system described under SOFTWARE STRUCTURE presumes that all
PM's have some BORAH connected except those which have no
subordinate PM's. This arrangement allows the superior PM
in every case to control bulk storage for its immediate
subordinates. It could prove more advantageous to provide
BORAM at all levels and to all PM's, in the event that the
BCRAM activity is excessive and interferes with processor
throughput. (It would be necessary to design the Memory
Channel to allow transfer from its attached BORAM tc any of
its own Memory Blocks in this case.) Schemes for sharing a
single large BORAM system by all PM's within a level o.r
branch are readily imaginable but detract from the strict
recursive structure being offered here as a general model.
c. User Interface
Another optional connection provided in the PM
design enables conversational user terminals to be
interfaced anywhere in the system structure. In practice, a
single branch of the system, rather tnan a scattering of
PM's, would probably be assigned to user terminals. figure
2 shows a single terminal for an entire system. Any of the
Processing Nodes shown could have a terminal added.
Input-output for each terminal is programmable as a
high-level process to be carried out by the PM whenever its
22

associated terminal is on line. The user thus has the
benefit of a "smart" terminal, ie., one which handles I/O,
edit functions, and some file control without appeal to the
larger system. The system, on the other hand, retains
access to all its processors and is able to use any or all
of the EM's connected to terminals on a priority basis if
the terminals are on line. Each terminal-connected PM
automatically reverts to general system use whenever the
user logs cut or when terminal power is cut.
•3
- Ji^tgra Structure
a. £us and Processing Nodes
In terms of hardware, all PM's in the system are
identical. The tree-structured interconnection cf these
modules creates a natural division of labor which is
conceptually useful. The "leaves" of the system tree, those
PM«s which have no subordinates, may be thought of as the
"Processing Nodes," whereas all PM E s superior tc these
leaf-PM's are involved with system management, especially
communications, and may be regarded collectively as "Bus
Nodes." Ihe system is essentially a hierarchy of Bus trades,
branching outward from a single Bus Node and terminating in
all cases with Processing Nodes.
b. System Input-Output
The Bus llode at the apex of the hierarchy (the
Central Eus) is left with a set of message/control lines, an
inbcund interrupt line, and a block-transfer line which are
part of the PM standard design but which, by definition,
lead to no higher bus. The input-output channel is given
access via this central interface with the system.
High-speed I/O devices are multiplexed by the I/O channel,
which is under the control of the Central Bus. The
interrupt line allows the channel to proceed independently
and notify the Central Bus when an assigned I/O task is
complete. The block transfer line allows the channel to




c. ENF System Specification
Emphasis must be placed on the recursive nature
of the system structure. Any PM in the system which is
serving as a Processing Node can at once be changed into a
Bus Node by connecting one or more new PH's and a BORAH.
The degenerate case of a system consisting of exactly one PH
connected to an I/O channel is a feasible configuration,
even though multiprocessing is not possible. Inspection of
this uni- processor system reveals that it is not very
different from a "conventional" uni-processing system. The
design of the PM is essentially a generalization of
"classic" system design: the CPU has its cwn main memory;
main memory is backed up by bulk memory (disk, drum, or
tape) ; input-output has independent access to memory; and
the overall hardware implements an interrupt structure.
Input-output is the link between a conventional processor
and the TEEE system. Each inpat and output port or group of
ports is assigned meaning by the software and hardware
acting together. Part of that meaning is the hierarchical
relationship which all PM's share.
In light of the recursiveness of the structure,
it is possible to specify concisely the rules for
structuring a THEE system. To achieve this description, it
is useful to adopt a notation already in wide use for the
description of context-free (tree- structured) ccaputer
languages: Backus-Naur Form (BNF) . Since ENE is
descriptive of possible linear arrangements of symbols
rather than of the possible tree structures used to arrive
at those symbol strings, the following adjustment is
necessary. The concatenation of two variables (represented
by "•") is interpreted to mean that the first is connected
to the second. Should the second variable be a list of
variables, the meaning intended is that the first is
connected separately to each member of the list. Variables
which are lists are .defined as such, using list notation.
Table II (page 27) gives the productions for
24

TBEE. The configuration illustrated in Figure 2 may be
checked by successive applications of these rules. For
example, rules two and three disallow the connection of a
new <PM> onto any <PM> which has a <TEEMINAL> attached
already. fiule four implies that for a <P-NODE> to beccme a
<B-NODE>, the <TEBMINAL>, if present, must fce removed and a
<BORAM> added. Any legal TREE configuration may be
generated using these rules, as well. Since some variables
appear in the rules connected to a non-empty list of
variables, list notation should be used to linearly specify
any resulting structure. The configuration depicted in
Figure 2 may be represented by the following (abbreviated)
statement:
<SYSTEM> =
<I0 GROUP >«B« (p,P,B«(P,Bo (P r P) ) ,B«(P,PI,<REM0TEN0D2>) ) ,
where B is a <B-NODE>, P is a <PM> and ET is a
<PH>»<TEEMINAL>.
Table II,. BNF System Description
1. <SYS1EM> ::= <I0GR0UP>«<3RANCH>
2. <ERANCH> ::= <P-NODE> j <B-NODE>« <BR ANCHLIST> |
<B-JSODE>«<REMOTENODE>
3. <P-NODE> ::= <PM> [ <PM>* <TERMI NAL>
4. <B-NCBE> ::= <EORAM>«<PM>
5. <BRANCHLISi> ::= (<3RANCH>) | <BRANCHLISI>U (<BB ANCH>)
6. <BOEAM> ::= <DIS.K> | <DRUM> j <BOfi AM>» <HCSTORE>
7. <IOGRCUP> ::= <IOCHAN>»<DEVICELIST>
8. <DEVIC2LIST> ::= (<IODEVICE>) |
<DEVICELIST>U (<IODEVICE>)
9. <REM01EN0DE> ::= <MODEM> «-<CH ANN2L><KM0DEM>«< BR ANCH>
Notes: a. EOBAii: Block-Criented Random Access Memory
b. HCSTGEE: High-Capacity (on-line) Storage
c. PM: processing Module
d. IOCHAN: Input-Output Channel
e. IODEVICE: card reader, line printer, etc.
f. MODEM: Modulation-Demodulation Unit
g. CHANNEL: Data Transmission Channel
h. *: Concatenation: "is connected tc"




A very necessary distinction must be drawn between a
software program and the process it controls. This fact is
particularly true in TEEE. A program written to implement a
given process must be able to run on several processors at
once. The same code on two different processors represents
two distinct processes. This constraint is necessary in a
system which treats processes as named individuals, which
can generate messages requiring replies. If the originator
of a message is not distinct from a programmatic twin, great
confusion can result:
A process is not necessarily tied to its processor,
although minimum-system processes are resident en their
respective processors. Processes are generally allowed to
migrate about the system. A message sent from one processor
may have to receive a reply at another processor.
2- ]3i=ssa.ge ££2i!!ifives
The main problem with the extension of Hansen's
communications primitives to multiprocessing is found in the
handling of the associated message buffer peel. As
originally formulated/ each process draws upon this pool
when initiating a communication to another process (up to a
preset, limit, to prevent "black sheep" processes from
capturing the whole system). Provided that an answering
process uses the same buffer for its reply as was sent to
it, communicating processes have a mutual identification of
a given communication: the name of the buffer itself.
Buffers are thereafter returned to the common pool. For
communications which require no reply, the buffer is
returned at once to the pool.
Ihe difficulty with implementing this buffer pool
scheme for a large number of CPU's is that of memory
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access. * One means of circumventing the necessity for
central memory is to compromise on the buffer-pool concept
itself. Instead of a single, central pool, each process is
provided with an 4.nput queue of nominal length within its
own memory. Whenever that length is exceeded, a scan cf the
queue is performed to determine if the sending process is
over-represented already. If so, the offending process is
notified and/or removed from the system. If not, the queue
can be extended and notice of the overflow sent to a dump
process for later analysis.
Identification of a communication, whenever tfco or
more are active between two processes, is somewhat more
troublesome tut is resolved by the "naming" cf messages by
the initiating process. The number of simultaneous
communications possible under this arrangement is limited
either by the size of the name-space for which the
initiating process has room or by the length of the name
field in the message format.
3- System Hierarchy.
All processes in the THEE system are members c£ a
strict hierarchy, a concept first applied by Dijkstra in his
design of the "THE" operating system [Bef. 7, p. 343]. Each
successive level in the hierarchy provides a new degree of
functional abstraction. level zero implements the
communications primitives suggested by Hansen. All higher-
1 A system capable of emulating the ILLIAC IV, havinq a
minimum cf t>5 processors, would have to provide some means
of access for all processors to the main memory which wculd
not degrade the memory cycle time of the processors
individually. This requirement clearly exceeds current
feasible technology. Memory would have to be continuously
readable by all processors, similar to a large status beard
being continuously readable by all workers in an office
space. while laser holography or some equally exotic cedium
may one day provide this kind of large-scale simultaneous
access, a less direct approach must te devised fcr the
interim generation of computer systems.
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level processes are able to use these primitives without
further concern for the means employed. Icplementaticn of
the primitives is performed by processes residing at each
PM. Higher-level processes need only call one of these
"system sub- routines" and wait for control to be returned.
Messages received at a subordinate PM are accompanied by an
interrupt. Each processor's level zero includes an
interrupt-response process wnich can in turn load certain
other processes in order to service a received interrupt.
The interrupt structure is thus at the exclusive disposal of
the zero-level processes. No process above level zero is
permitted direct initiation of an interrupt, and all
received interrupts are interpreted by zero-level processes.
Included in level zero is a Message Queue Handler, whose job
it is to add messages to process input gueues, and a Process
Locator, whose task is to pass the messages tc a subordinate
or the superior PM if the addressed processes are not
locally neld. fief erring to Figure 2, a message generated in
the Processing Node servicing the user terminal (lower
right) and destined for a process unknown to that node would
be passed to the superior Bus Node connected to it. If the
addressed process is unknown to the Bus Node as well, the
message uouid be passed up to the Central Bus. If the
process exists, tne Central Bus will know which of its
subordinates is responsible for it and will rcute the
message tc that branch. The processor receiving the message
from the Central Bus performs a similar search. Eventually,
the addressee is found in some subordinate's local file of
processes and the message is added to the input gueue of
that process.
Finally, level zero contains a process
Creation/Removal process (to be explained under SYSTEM
OFEfiATICN) . Because the zero level behaves as a relatively
self-sufficient society, it is convenient and proper to
refer to it as the "nucleus." The nucleus is identical on
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all PM's in the system. Hansen's definition of an operating
system nucleus, allowing for the context cf uni- processor
systems in which it was written, is compatible with the one
being presented:
"Multiprogramming and communication between
internal and external processes are coordinated by the
system nucleus —an interrupt response program with
complete control of input/output, storage protection,
and the interrupt system. we do not regard the system
nucleus as an independent process, but rather as a
software extension of tne hardware structure, which
makes the computer more attractive for multiprogramming.
Its function is to implement our process concept and
primitives that processes can invoke to create and
control ether processes and communicate with them."
[fief. 10, p. 239]
The remaining levels above tne nucleus provide
successive degrees of abstraction, permitting user-level
processes use of as powerful a set of primitives as
possible. The procedure of assigning processes to levels
admits a good deal of variation. More important in the
present context is the assurance that the reguireirects of
the tree-structured relation among PM's are compatible with
the reguirements of each PM's operating system. In
analyzing this interaction in the section on SYSTEM
OPERATION, the hierarchy assignments shown in Table III
(page 30) will be assumed, hs indicated in the table, levels
zero through four are "minimum system" processes whose
software is kept in each PM's ROMi All other processes must
be fetched from backing stores on demand.
**• JLii-S Protection
As feinted out earlier, very secure file protection
is obtainable by performing access checks within the RAM
(hardware) block unit, based on a header cf infercatien
stored with the contents of the block. Another approach is
to make only the access header available to the Kemory
Channel Control process wnenever the block is first placed
in RAM. The MC Control process can then include this
information with the data it supplies to the MC translation
registers. Thereafter, each access which maps to that block
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is checked fcr proper credentials and an interrupt generated
whenever an illicit read or write is attempted. Withic this
frameworK a protection code could be developed to allow the
user or process designer to specify type of access for any
subset cf process levels and/or system users. The security
available through such a protection system is dependent upon
the loading of PM memory with descrete blocks from BORAM or
the I/O Channel. Any skew of the Memory Blocks and the data
blocks being loaded would nullify this protection, since
words fron a protected data block would overlap onto another
Memory Elock not necessarily having the same header
informaticn.
Table III. A Sample Hierarchy
Mlli NCTES TJS KS ASSIGNED
A Process Communications; Process Creation and
Removal
1 E Process Scheduler; Clock Process
2 B Segment Control (Memory and Bulk Storage
allocation)
3 B I/O Buffering; Memory Channel Control; EORAM
Control
LI B Bus Node Process
5 C System Operator; Library Eoutines; User
Processes
N<2tj=s: A: Nucleus processes
E: Created, non-transferable processes
A&B: Minimum System (stored in ROM)
C: Transferable processes
D. SYSTEM OPERATION
1 • Stea.d_y.-St ate. Operatioi)
a. Process Creation and Removal
System operation may be viewed generally as the
creation, control and removal of processes. The nuclei of
the system act independently, but collectively, to achieve
this abstraction. As the major means of communication among
higher-level processes, they tend to be the focal point of
control activity. Creation and removal of other processes is
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the most powerful fcxm of control of all and is retained as
a nucleus function useable globally via primitives, in order
that the credentials of each process attempting their use
may be checked.
It is important to note that the nucleus
processes are not able to communicate with each ether via
the primitives which they implement. Nor is there any need
for the zero-level processes to converse with other levels
or with their counterparts on other processors. By the same
logic, the entire nucleus exists a 2£i2£i an ^ ls
non-destr uctable : since the creation and destructicn of
processes is controlled by the nucleus, operation of this
function upon the nucleus itself could lead to confusion and
deadlock.
Ihe nucleus creates and controls all
higher-level processes. This relationship serves tc avoid
ambiguities which could result in deadlock. For example,
if, in response to an interrupt, the nucleus starts creating
a higher-level process, the receipt of another interrupt
while response to rhe original one is under way poses a very
real problem, but a controllable one. Once a process has
been created, it may be interrupted and stored. If
necessary, the software program on which it was based may be
used to create a new programmatically identical process*
Creation of a process is a brief sequence which involves
setting aside memory space for the input message queue of
the new process, adding its name to a local list of known
processes and notifying the superior bus that a process by
that name now exists.. The Process Scheduler, using its
table of existing processes, assures that all interrupted
processes are ultimately re-activated, passed to another
processor, or removed from the system. The problem posed by
the above example reduces, then, to assuring that the
creation process is not interrupted,
b. Process Clocking
The Creation/Removal process is not the only one
31

requiring protection from untimely interruption. The other
nucleus processes are equally vulnerable. Some means of
"clocking" each prpcess with respect to the one proceeding
on the superior processor must be present, ie., some
temporal interlock which can control the competition of
these separate processes [ fief . 11, p. .13]. Dijkstra*s
"mutex" operators £Ref. 7, p. 345] provide a means of
disabling interrupts while a nucleus process is active.
Since the nucleus processes are programmat ically very brief,
the delay in servicing a pending interrupt is not serious.
There are four sources for interrupts: the Memory Channel,
BORAH, FM Clock and the Superior PM (I/O Channel, in the
case of the Central Bus) . Granting service priority in just
that order, Memory Channel first, assures that a hyperactive
superior cannot overload a subordinate.
The ability of a user process to call for
creation of other processes facilitates another method of
process clocking, one which avoids the need for Dijkstra P
and V operators in the instruction set available to general
users. Whenever a user-defined "community" cf processes is
created, ie., a group of processes which communicate at
least in part via a common set of variables, critical
section problems can be averted by simultaneously creating a
custodial process ahich performs all critical section
operatiocs from its input queue and returns advice by
message. Calls for the creation of these communities, when
sufficiently well-defined, can be performed by system
compilers directly from such higher-level language
constructs as FORK and JOIN or DCTOGSTHER.
Clocking may also be accouiplished using the
message structure in problems involving dependent-element
grid processing, such as heat-transfer through a solids
Each point en the grid is represented by its own process.
Rather than providing a central body of variables and a
custodial process, here each process can be required to
"broadcast" significant data (to its orthogonal neighbors,
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for instance) after each iteration. Again, system compilers
may prove extremely well-suited to forming such communities.
c. Multiprogramming
Each PM maintains a table of processes known to
it. Ptf's acting as Bus Nodes therefore include in this
table the identity and (relative) location of processes
existing on all subordinate processors. Periodically, the
Process Scheduler is activated in each PH by the Clock
process. A review is made of the processes locally active
for selection of the next process to proceed. For the Bus
Nodes, the Bus Node process has the highest priority, since
it must scan tne message input ports from subordinate
processors en a relatively freguent basis. Processing
Nodes, having no subordinates to worry about, select from
the entirety of their known-process table, running the Bus
Node process only as a last resort as the "null" process.
Another task of the Process Scheduler is to
review the distribution of processes assigned to
subordinates and to initiate transfers from overloaded
branches under its control. Ihis computation must take into
account that processes which belong to a process ccmnunity
(as previously defined) will run less efficiently if
assigned to a single processor. (To avoid this situation,
comnunity processes mUst be assigned to separate processors
initially and then given highest priority to remain there
until removed from the system.) In general,
multiprogramming is a "hyperprocess" consisting of the
Process Scheduler and Processor Workload Control. The
Scheduler has the power to replace a process which is
blocked (ry a page fault, for instance) by another which is
able to run, even if the only replacement is the null
process. Workload Control allows processes to "float" about
the system, thereby extending multiprogramming across Module
bcundries to include the entire system.
d. Error Detection and Debug Facilities
Perhaps the most difficult aspect to analyze of
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any system, hypothetical cr otherwise, is its ability to
analyze itself. Error detection facilities must be
considered thoroughly in the design of any modern system, as
must be its debug facilities, if disasterous developirert and
maintenance costs are to be avoided. Of all the design
features important to the success of these efforts,
modularity of system design is critical. [Ref. 15 r p. 548]„
Without well-defined delineations among the many functional
parts and levels of control, the detection and localization
of error conditions boarders on the impossible. TREE
attempts not only to offer modularity but also to clearly
define the methods of cooperation among processes allowing
swifter isolation of unanticipated interactions. fault
detection can be implemented in several areas of concern:
unauthorized file-entry attempts; unauthorized process
creation/removal and communications attempts; inter ^
processor data parity checks; and processor deadlocks
(detected by periodic assignment of test processes to each
processor) . The message primitives offer a simple means of
infcrming dump processes of the time and locaticn of
detected errors without the need to load a new process on
the (possibly) defective processor.
2- Moit-Steady-Stat^ Conditions
a. System Initiation
The Minimum System for TREE is stored on ROM in
each of the PM's system- wide. The transition from a "cold"
machine to a functioning system is accomplished by a
Bootstrap Routine which is also held in ROM but is never
made into a process. When power is applied tc the
processor, the operator is allowed to reset the relocation
registers of the system Memory Channels and force a fetch of
the first Bcctstrap instruction from RON. Thereafter, the
Bootstrap is able to issue the control seguence necessary to
initialize the MC registers not associated with tne fetching
of its own program, followed by an initialization of tables
for the nucleus. Its final act is to yield to the nucleus
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by calling en the creation primitive to create the Process
Scheduler.
Once active, the Scheduler is programmed to
react to the absence of other Minimum System processes Dy
successively calling for their creation. Eventually the Bus
Node process is activated and is able to determine whether
it has subordinates. If there are none, the Scheduler is
notified to reduce the priority of the Bus Ncde process to
the lowest possible. At this time, the processors are fully
operational and able to accept processing assignments by
unlocking user consoles and enalbing the central I/O
Channel
.
b. Degradation and Maintenance
Systems must be able to adapt themselves to
progressively worsening component failure without undue side
effects. Clearly, in a tree-structured system, the complete
malfunctioning of a particular node is less tolerable the
closer it is to the root node. Failure of the root node
{Central Eus) itself is serious, indeed, but not fatal to
the entire system. The relative independence of each node
serves to sustain and protect existing processes while the
offending processor is reloaded or replaced. With due
attention tc this possibility in the design of PM hardware
and software, removal and replacement of a module cculd be
effected without shutting down the system. At the cost of
generality of module design, parallel redundancy can be
built intc the Central Bus, allowing it to simulate the
behavior of the standard PM's while providing needed extra
reliability.
c. Beconf iguration
As noted in the previous section, the need to
close down tne entire system while physical connections are
being made cr broken is not absolute. In terms of software,
the behavior of the Sus Node process facilitates adaptation
to such instant alterations: a Piocessing Node can become a
Bus Node as soon as It recognizes a meaningful input from
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one of its previously dormant subordinate-communications
lines. The node may then upgrade the priority of its 3us
Node process and transfer its processing load tc the new
processor (or branch) . Conversely, if all transferable
processes are withdrawn from a Bus Node's subortina tes, the
subordinates may then be unplugged, causing the Bus Ncde to
revert tc Processing-Node status. Any branch which is
unplugged prior to being relieved of its transferable
processes continues to function normally, provided it still
has electrical ppwer. The demands placed upon
operating-system logic to withstand such divisions might be
great or might be quite trivial, but the prospect of
computer systems which are allowed to "grow" and "divide"




A. SUFFICIENCY OF THE EUS SYSTEM
The ultimate question considered in this study has been
the feasibility of a multiprocessing system having
communications as its focal process. The nucleus cf the
TREE system, together with the functional adaptiveness of
each module, may be thought of as a "smart bus," over which
virtually all system processes may communicate. The
structure of the system permits distribution of control,
avoiding the bottleneck of a single bus processor, without
the necessity for complex data-transfer hardware. This
simplicity in hardware works to the benefit of system
reliability. The uniformity of each module*s operating
system provides a very real measure of software reliability
and maintainability.
B. GENERAL-PURPOSE CAPABILITIES
The versatility of a large system is its strongest
justification. The growing need for powerful
multiprocessing systems has prompted some offerings which
are less than general in capability, representing a
departure from the mainstream of computing development. The
proposed system enables users to create processes
dynamically and to define their interaction while, at the
same time, providing sufficient processing power tc assure
high throughput.
C. VARIABLE PROCESSING POWER
A recursively-expandable system design is offered as a
solution to the problem of ever-increasing demands on
processing power. From a practical point of view, the
capability ecerges for a computing center to adjust to its
volume of work by smaller increments than is presently




The design of the Memory Channel section cf the
Processing Module has been stated in broad terms and could
require considerable technical development to make it a
reality. Of the Channel's two functions, dynamic address
translation offers less of a problem. Fcr the remaining
function, it is not clear that a switching network can
economically be devised capable of variously interconnecting
BOEAM and the superior Bus Node to an arbitrary number of
subordinate nodes and Memory Blocks. As a complex enable
circuit, the number of gates required might be rather large.
Granting that this problem can be resolved, it should be
noted that all other components of the Processing Module are
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